Physical Design | 4 TO 6 YEARS | Bengaluru, Hyderabad
Job Description
- Subsystem partitioning, timing budget generations, power planning, Integration of child blocks.
- Block level implementation from netlist to GDSII.
- Handling timing closure of high frequency blocks.
- Expertise in signoff closure – Timing with SI and OCV, Power, IR and physical verification at both block and chip level.
- Handling blocks of high instance counts – 1M instance and above.
- Understanding constraints and fixing techniques.
- Understanding SI prevention, fixing methodology and implementation.
- Proficient in Synopsys ICC or Cadence or Mentor Olympus and Atoptech tool set.
- Experience in Design Automation and UNIX system.
- Experience in Tcl/ PERL is a plus.
Primary Skills
Able to handle Subsystem PNR activities, Subsystem timing closure and Subsystem physical verification
Secondary Skills
Able to handle Subsystem Synthesis, Subsystem IR drop, Subsystem Lec, Subsystem CLP
Ref:
1788614
Posted on:
Sep 21, 2024
Experience level:
Experienced
Contract Type:
Permanent
Location:
Bangalore, KA, IN
Department:
Services